Pin
Main
59
RD12
61
RD11
62
RD10
63
RD9
64
RD8
65
DQM1
66
RCLK
67
RA11
69
RA9
70
RA8
71
RA7
72
RA6
73
RA5
74
RA4
75
RWE#
76
CAS#
77
RAS#
78
BA0
80
BA1
81
RA10
82
RA0
83
RA1
85
RA2
86
RA3
87
GPIO7
88
GPIO8
Sólo para uso interno de LGE
Alt.
Type
InOut
4mA
InOut
4mA
InOut
4mA
InOut
4mA
InOut
4mA
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
Output
4mA, PD
Output
4mA, PD
Output
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
4mA, PD
InOut
CKE
4mA, PD
GPIO (6)
InOut
4mA, PD
Description
DRAM data 12
DRAM data 11
DRAM data 10
DRAM data 9
DRAM data 8
Data mask 1
Dram clock
DRAM address bit 11
DRAM address 9
DRAM address 8
DRAM address 7
DRAM address 6
DRAM address 5
DRAM address 4
DRAM Write enable, active low
DRAM column address strobe, active low
DRAM row address strobe, active low
DRAM bank address 0
DRAM bank address 1
DRAM address 10
DRAM address 0
DRAM address 1
DRAM address 2
DRAM address 3
1) GPIO 7
2) Dram Clock Enable
3) MS_CLK set A
4) Audio Mute
5) HSYN/VSYN input
6) C0
1) GPIO8
2) MS_BS set A
3) SD_CLK set A
4) ASDATA2
5) ACLK
2-30
Copyright © 2008 LG Electronics. Inc.Todos los derechos reservados.
Sólo con fines de capacitación y mantenimiento