Section 6 -- Appendix; Post Codes - Nvidia nForce4 Ultra Manual Del Usuario

Tabla de contenido

Publicidad

6-1 Post Codes

6-1 Post Codes
6-1 Post Codes
6-1 Post Codes
6-1 Post Codes
POST (hex)
CFh
C0h
C1h
C3h
C5h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0B-0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19-1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
All manuals and user guides at all-guides.com

Section 6 -- Appendix

DESCRIPTION
Test CMOS R/W functionality.
Early chipset initialization:
- Disable shadow RAM
- Disable L2 cache (socket 7 or below)
- Program basic chipset registers
Detect memory
- Auto-detection of DRAM size, type and ECC.
- Auto-detection of L2 cache (socket 7 or below)
Expand compressed BIOS code to DRAM
Call chipset hook to copy BIOS back to E000 & F000 shadow RAM.
Expand the Xgroup codes locating in physical address 1000:0
Reserved
Initial Superio_Early_Init switch.
Reserved
1. Blank out screen
2. Clear CMOS error flag
Reserved
1. Clear 8042 interface
2. Initialize 8042 self-test
1. Test special keyboard controller for Winbond 977 series Super I/O chips.
2. Enable keyboard interface.
Reserved
1. Disable PS/2 mouse interface (optional).
2. Auto detect ports for keyboard & mouse followed by a port & interface swap
(optional).
3. Reset keyboard for Winbond 977 series Super I/O chips.
Reserved
Test F000h segment shadow to see whether it is R/W-able or not. If test fails, keep
beeping the speaker.
Reserved
Auto detect flash type to load appropriate flash R/W codes into the run time area in
F000 for ESCD & DMI support.
Reserved
Use walking 1's algorithm to check out interface in CMOS circuitry.
Also set real-time clock power status, and then check for override.
Reserved
Program chipset default values into chipset. Chipset default values are MODBINable by
OEM customers.
Reserved
Initial Early_Init_Onboard_Generator switch.
Reserved
Detect CPU information including brand, SMI type (Cyrix or Intel) and CPU level (586 or
686).
Reserved
Initial interrupts vector table. If no special specified, all H/W interrupts are directed to
SPURIOUS_INT_HDLR & S/W interrupts to URIOUS_soft_HDLR.
Reserved
Initial EARLY_PM_INIT switch.
Reserved
Load keyboard matrix (notebook platform)
Reserved
Introduction
21

Publicidad

Tabla de contenido
loading

Este manual también es adecuado para:

Nforce4 4x

Tabla de contenido