Figure 13. Memory socket locations
Memory channels are organized as follows:
Processor 1
channel 0: memory sockets A1, A5, and A9
channel 1: memory sockets A2, A6, and A10
channel 2: memory sockets A3, A7, and A11
channel 3: memory sockets A4, A8, and A12
Processor 2
channel 0: memory sockets B1, B5, and B9
channel 1: memory sockets B2, B6, and B10
channel 2: memory sockets B3, B7, and B11
channel 3: memory sockets B4, B8, and B12
Processor 3
channel 0: memory sockets C1, C5, and C9
channel 1: memory sockets C2, C6, and C10
channel 2: memory sockets C3, C7, and C11
channel 3: memory sockets C4, C8, and C12
Processor 4
channel 0: memory sockets D1, D5, and D9
Instalación y extracción de componentes del sled
61